

Klumpner, Christian (2008) Hybrid power converters: an exploration of benefits. In: International Symposium in Industrial Electronics (ISIE), 30 June - 2 July 2008, Cambridge, UK.

**Access from the University of Nottingham repository:**

<http://eprints.nottingham.ac.uk/34806/1/04677325.pdf>

**Copyright and reuse:**

The Nottingham ePrints service makes this work by researchers of the University of Nottingham available open access under the following conditions.

This article is made available under the University of Nottingham End User licence and may be reused according to the conditions of the licence. For more details see:  
[http://eprints.nottingham.ac.uk/end\\_user\\_agreement.pdf](http://eprints.nottingham.ac.uk/end_user_agreement.pdf)

**A note on versions:**

The version presented here may differ from the published version or from the version of record. If you wish to cite this item you are advised to consult the publisher's version. Please see the repository url above for details on accessing the published version and note that access may require a subscription.

For more information, please contact [eprints@nottingham.ac.uk](mailto:eprints@nottingham.ac.uk)

---

# Hybrid Power Converters: An Exploration of Benefits

**Dr Christian Klumpner**

**Power Electronics, Machines and Control Group**


School of Electrical and Electronic Engineering  
University of Nottingham, UK

- 
1. Introduction to the Hybrid Concept applied to Power Electronic Converters
  2. Voltage Source Inverter Fed from Diode Rectifier via Electronic Inductor
  3. Two-stage Voltage Source Inverters
  4. Hybrid Cycloconverters
  5. Single Stage vs Two Stage Matrix Converters
  6. Hybrid Matrix Converter Arrangements
  7. Conclusions

# 1. The Hybrid Concept



The University of  
Nottingham



# 1. The Hybrid Concept



The University of  
Nottingham

## Solutions to build High Voltage/Current/Power PE Systems:

- Series and/or Parallel connected Low Voltage/Current fast sw. devices/PEBB

- ☺ Low risk technology (well known)
- ☺ Mass production identical units
- ☺ Easy to build redundancy (N+1)

- ☹ Dynamic sharing of voltage/current (derating = \$\$)
- ☹ Large  $dv/dt$

- Multilevel Power Converter Topologies

- ☺ Solved dynamic V/I sharing
- ☺ Better synthesising of output Voltage (smaller filters, less noise)
- ☺ Low  $dv/dt$

- ☹ High risk technology
- ☹ More components (cap, diodes)
- ☹ More complex control (cap volt balancing?)

- Hybrid Arrangements: Slow (High Power) + Fast (Low Power)

?



# 1. The Hybrid Concept



The University of  
Nottingham

## “Tandem Converter”

Line Commutated Current Source Inverter + Voltage Source Inverter



A.M. Trzynadlowski, N. Patriciu, F. Blaabjerg, J.K. Pedersen, “A hybrid, current-source/voltage-source power inverter circuit”, IEEE Trans. on Power Electronics, Vol. 16, No. 6, pp. 866 – 871, Nov. 2001.

☺ Cheaper?

☺ More efficient?

☹ More complex/Customized for app?



☹ Protection?

# 1. The Hybrid Concept



The University of  
Nottingham

## Hybrid PWM Voltage Source Rectifier



Y. Sato, K. Kawamura, H. Morimoto, K. Nezu, “Hybrid PWM Rectifiers to Reduce Electromagnetic Interference”, Proc. of IEEE Industry Applications Society IAS’02, Vol. 3, pp. 2141-2146, 2002.

☺ Cheaper (semicond, L) ?

☺ More efficient (sw. loss) ?

☹ More complex

☹ Circulate power ?


# 1. The Hybrid Concept



The University of  
Nottingham

## Hybrid current harmonics filter

LC filter (bulk of reactive + harmonic current) + Voltage Source Inverter (change transfer fct)



☺ Cheaper (semicond, LC) ?

☺ More efficient (sw. loss) ?

☹ More complex (trafo, control, protections)



## Content




The University of  
Nottingham

1. Introduction to the Hybrid Concept applied to Power Electronic Converters
2. Voltage Source Inverter Fed from Diode Rectifier via Electronic Inductor
3. Two-stage Voltage Source Inverters
4. Hybrid Cycloconverters
5. Single Stage vs Two Stage Matrix Converters
6. Hybrid Matrix Converter Arrangements
7. Conclusions

## 2. Electronic Inductor



The University of  
Nottingham




Standard Implementation an of ASD:

- Diode rectifier
- DC-link inductance (or AC side)
- DC-link capacitor
- Voltage Source Inverter

⊗ Generates Harmonics ( $L_{dc} \uparrow$ )

⊗ Performance under Unbalance

Hybrid.....DC-link Inductor?




**Constant DC-link Current Source:**

- ☺ quasi-square wave input current
- ☺ ripple free  $V_{dc\_inv}$  ( $I_{dc\_in} \equiv I_{dc\_out}$ )
- ☺ Preserves performance independent of **power grid conditions &  $C_{dc}$  size**

## 2. Electronic Inductor



The University of  
Nottingham




Low switching voltage (12% (balanced supply) - 20% (unbalanced)):

- Can use MOSFETs/Shottky diodes  $\Rightarrow$  low conduction losses
- Allow high switching frequency  $\Rightarrow$  small  $L_{dc}$


## 2. Electronic Inductor




The University of  
Nottingham




$C_{dc-in} = 1 \mu F$ ;  
 $L_{in} = 0.2 \text{ mH/ph}$  ( $f_{0-in} = 8 \text{ kHz}$ );  
 $L_{dc} = 2 \times 40 \mu H$ , ( $f_{0-DC} = 17.8 \text{ kHz}$ );  
 $C_{dc} = 75 \mu F$  (film capacitor);  
 $C_{dc\_HB} = 3300 \mu F / 100 \text{ V}$ ;  
 $f_{sw-HB} = 100 \text{ kHz}$ .





Loss 5% peak  $V_{L-Lin}$



10 % supply voltage unbalance



Vdc\_inv level  
PRESERVED!



## Content



The University of  
Nottingham


1. Introduction to the Hybrid Concept applied to Power Electronic Converters
2. Voltage Source Inverter Fed from Diode Rectifier via Electronic Inductor
3. Two-stage Voltage Source Inverters
4. Hybrid Cycloconverters
5. Single Stage vs Two Stage Matrix Converters
6. Hybrid Matrix Converter Arrangements
7. Conclusions

### 3. Two-stage VSI




The University of  
Nottingham

#### Typical DC/AC Inverter Topologies



- Fewer IGBTs/Diodes
- Smallest conduction losses
- **Switching losses = high**



- An extra IGBT/Diode/HF inductor/capacitor
- Increased conduction losses
- Switching voltage = adjustable (high Mi)
- limit max voltage seen by VSI switches
- Buck stage=switches variable current
- **More devices for bidirectional**

### 3. Two-stage VSI




The University of  
Nottingham

#### Duty-cycles calculation


$$d_{\alpha} = m_U \cdot \sin\left(\frac{\pi}{3} - \theta^*\right)$$

$$d_{\beta} = m_U \cdot \sin(\theta^*)$$

$$d_0 = 1 - d_{\alpha} - d_{\beta} \quad m_U = \sqrt{2} \cdot V_{out} / E$$



#### Duty-cycles vs. angle within sector (mu=1)



#### Use modulated DC-link Voltage

$$v_{dc} = \sqrt{3} \cdot \hat{V}_{out} \cdot [\sin(\theta^*) + \sin(\pi/3 - \theta^*)]$$

**Switching is needed in only one leg:  
101→100→101 ⇒ phase C**





### 3. Two-stage VSI




The University of  
Nottingham

DC-link voltage




Switched  
mode Vdc

Phase-to-neutral voltage  
and its filtered value



Line-to-line voltage  
and its filtered value



**Distribution of  
power losses**

	P <sub>out</sub>	P <sub>cond</sub>	P <sub>switch</sub>
Sinusoidal PWM	5.46 kW	65.1 W	57.6W (1.06 %)
SVM 2 ZVV	5.53 kW	65.8 W	69.8W (1.26 %)
SVM 1 ZVV	5.54 kW	65.9 W	44.2W (0.80 %)
SVM modulat. V <sub>PN</sub>	5.34 kW	66.2 W	16.0W (0.30 %)


Device param. for loss estimation: 1200 V/25A IGBTs and diode

$V_{CE-0} = 1.65$  V,  $r_{d-IGBT} = 75$  m $\Omega$ ;  $V_{AK-0} = 1.3$  V,  $r_{d-FRD} = 42$  m $\Omega$ ;  $t_{on} = 0.5\mu s$ ,  $t_{off} = 0.22\mu s$ .


### 3. Two-stage VSI



The University of  
Nottingham




- No extra passive components needed
- Fully bidirectional
- Full DC-link voltage
- VSI switches at zero voltage to/from ZV state



Switched  
mode Vdc

**Zero Voltage State**




**T<sub>buck</sub> = OFF**

**T<sub>Ap</sub>=T<sub>An</sub>=T<sub>Bp</sub>=T<sub>Bn</sub>=T<sub>Cp</sub>=T<sub>Cn</sub>= OFF**

### 3. Two-stage VSI




The University of  
Nottingham



### 3. Two-stage VSI




The University of  
Nottingham




DC-link voltage seen by VSI, output current and filtered and actual output line-to-line voltages of a buck-VSI.

## Semiconductor Losses



$I_{out} = 790 \text{ Apk}$  ( $P_{out} = 1.2 \text{ MVA}$ )

$P_{lossVSI} = P_{loss-2VSI} @ 1430 \text{ Hz}$



$I_{out} = 400 \text{ Apk}$

$P_{lossVSI} = P_{loss-2VSI} @ 300 \text{ Hz}$

More efficient at higher sw. frequency (dependent also on parameters of sw.devices)



## Content




1. Introduction to the Hybrid Concept applied to Power Electronic Converters
2. Voltage Source Inverter Fed from Diode Rectifier via Electronic Inductor
3. Two-stage Voltage Source Inverters
4. Hybrid Cycloconverters
5. Single Stage vs Two Stage Matrix Converters
6. Hybrid Matrix Converter Arrangements
7. Conclusions

## 4. Hybrid Cycloconverters



The University of  
Nottingham



$$V_{THY1} = V_{\max} \cdot \cos(\alpha) \quad \alpha = \cos^{-1} \left[ V_{THY1-pk} / V_{\max} \cdot \sin(2\pi \cdot f_{out} \cdot t) \right]$$



- Output frequency is limited to 40% of input frequency
- **High harmonic content in the Output Voltage** (more pulses)
- Large number of thyristors (especially for high no. pulses)
- **Large circulating current** (DC+low order harmonics)
- Poor input power factor (including inter-harmonics)
- Large Inter-phase reactor (IPR) to reduce the circulating current

## 4. Hybrid Cycloconverters



The University of  
Nottingham

### 1. Intergroup blanking (cycloconverter without circulating current)


⇒ block all thyristors in a rectifier group that is not delivering load current

**Disadvantages:** Output voltage = more harmonics (3x $f_{in}$ )

### 2. Inter-phase reactor (cycloconverter with circulating current)

⇒ Introduction of an intergroup reactor.

**Disadvantages:** 1. IPR is large/expensive  
2. Poor control reduces the Power Factor on the input




## 4. Hybrid Cycloconverters



The University of  
Nottingham

### Circulating Current by using IPR method:



$$\Delta I = V_{pk} / \omega L \implies 8A = 135V / (150Hz \times 6.28 \times L) \implies L = 17.9mH$$


Now the interphase reactor consists of two 10mH coupled inductances with a coupling coefficient of 0.9 that gives 18mH mutual inductance, which is very close to the value calculated above.

## 4. Hybrid Cycloconverters



The University of  
Nottingham


Solution: The cancellation of the low frequency differential mode voltage component between the outputs of the two thyristor bridge halves



## 4. Hybrid Cycloconverters



The University of  
Nottingham




## 4. Hybrid Cycloconverters



The University of  
Nottingham

### Control objectives

1. Provide a ripple free voltage at the middle point of the split dc-link
2. Control accurately the circulating current
3. Maintain the average capacitor voltage constant




# 4. Hybrid Cycloconverters




The University of  
Nottingham

## The Circulating Current and its FFT:



Improved significantly! Only 2A DC with 1A ripple!




# 4. Hybrid Cycloconverters




The University of  
Nottingham

## Output phase-to-supply neutral voltage and its FFT:





80V(30%) low order harmonic reduced to 30V(12%)



# 4. Hybrid Cycloconverters



The University of  
Nottingham



- Most sub-&inter-harmonics caused by output freq. pulsation disappear (h. cancel.)
- Accurate control of circulating current  $\Rightarrow$  minimizes reactive current drawn from supply AND harmonics in input currents



## Content



The University of  
Nottingham

1. Introduction to the Hybrid Concept applied to Power Electronic Converters
2. Voltage Source Inverter Fed from Diode Rectifier via Electronic Inductor
3. Two-stage Voltage Source Inverters
4. Hybrid Cycloconverters
5. Single Stage vs Two Stage Matrix Converters
6. Hybrid Matrix Converter Arrangements
7. Conclusions




## 5. 1- vs 2-Stage Matrix Conv



The University of  
Nottingham

### *Basic Features of Direct Power Conversion*



“all silicon”


Advantages	Disadvantages
<ul style="list-style-type: none"> <li>4-quadrant drive</li> <li><b>Sinusoidal input currents</b></li> <li>Semi-soft commutation</li> <li>No DC-link passive comp.</li> <li><b>Compact drive potential</b></li> <li>High output voltage quality</li> </ul>	<ul style="list-style-type: none"> <li><b>Low output voltage &lt;86%</b></li> <li>Many semiconductors</li> <li>Many gate-drives</li> <li>Complex commutation control</li> <li><b>Sensitive to disturbances in the supply voltage</b></li> </ul>

## 5. 1- vs 2-Stage Matrix Conv



The University of  
Nottingham

### 1-stage vs. 2-stage MC



Both DPC need LC input filter, clamp circuit,  $V_{out}/V_{in} < 0.87!$

- ☺ Save diodes for clamp circuit on load side
- ☺ Flexible design of rectifier stage (optimize semiconductor ratings, multidrive)
- ☺ Dead-time commutation in inversion stage
- ☺ Possible ZCS of rectifier stage during a zero-voltage vector
- ☺ Conduction losses are load dependent (better efficiency at light loads torque)


- ☹ Cannot produce rotating vectors
- ☹ ZCS  $\Rightarrow$  Rectifier stage decrease max. voltage transfer ratio
- ☹ Higher conduction losses at rated power

## 5. 1- vs 2-Stage Matrix Conv




The University of  
Nottingham

Combine adjacent current vectors  
for sharing the constant output  
power to the input lines  $\Rightarrow$  sine wave



$$d_\gamma = m_l \cdot \sin\left(\frac{\pi}{3} - \theta_{in}^*\right)$$

$$d_\delta = m_l \cdot \sin(\theta_{in}^*)$$



Rectification Stage  $\Rightarrow V_{PN}$


Sector	0	1	2	3	4	5
$\gamma$ -sequence:	ac	bc	ba	ca	cb	ab
$V_P$	$V_a$	$V_b$	$V_b$	$V_c$	$V_c$	$V_a$
$V_N$	$V_c$	$V_c$	$V_a$	$V_a$	$V_b$	$V_b$
$V_{line-\gamma}$	$V_{ac}$	$V_{bc}$	$V_{ba}$	$V_{ca}$	$V_{cb}$	$V_{ab}$
$\delta$ -sequence:	ab	ac	bc	ba	ca	cb
$V_P$	$V_a$	$V_a$	$V_b$	$V_b$	$V_c$	$V_c$
$V_N$	$V_b$	$V_c$	$V_c$	$V_a$	$V_a$	$V_b$
$V_{line-\delta}$	$V_{ab}$	$V_{ac}$	$V_{bc}$	$V_{ba}$	$V_{ca}$	$V_{cb}$

## 5. 1- vs 2-Stage Matrix Conv




The University of  
Nottingham

Combine adjacent current vectors  
for sharing the constant output  
power to the input lines  $\Rightarrow$  sine wave



$$d_\gamma = m_l \cdot \sin\left(\frac{\pi}{3} - \theta_{in}^*\right)$$

$$d_\delta = m_l \cdot \sin(\theta_{in}^*)$$



Rectification Stage  $\Rightarrow V_{PN}$


Sector	0	1	2	3	4	5
$\gamma$ -sequence:	ac	bc	ba	ca	cb	ab
$V_P$	$V_a$	$V_b$	$V_b$	$V_c$	$V_c$	$V_a$
$V_N$	$V_c$	$V_c$	$V_a$	$V_a$	$V_b$	$V_b$
$V_{line-\gamma}$	$V_{ac}$	$V_{bc}$	$V_{ba}$	$V_{ca}$	$V_{cb}$	$V_{ab}$
$\delta$ -sequence:	ab	ac	bc	ba	ca	cb
$V_P$	$V_a$	$V_a$	$V_b$	$V_b$	$V_c$	$V_c$
$V_N$	$V_b$	$V_c$	$V_c$	$V_a$	$V_a$	$V_b$
$V_{line-\delta}$	$V_{ab}$	$V_{ac}$	$V_{bc}$	$V_{ba}$	$V_{ca}$	$V_{cb}$

## 5. 1- vs 2-Stage Matrix Conv




The University of  
Nottingham

Combine adjacent voltage vectors for accurate generation of the reference voltage vector



$$d_{\alpha} = m_U \cdot \sin\left(\frac{\pi}{3} - \theta_{out}^*\right)$$

$$d_{\beta} = m_U \cdot \sin(\theta_{out}^*)$$



### Inversion Stage

Sector	$\beta$ -sequence	$\alpha$ -sequence	$I_{DC}$ [0- $\alpha$ - $\beta$ - $\alpha$ -0]
0	100 = $I_A$	110 = $-I_C$	0 $I_A$ $-I_C$ $I_A$ 0
1	110 = $-I_C$	010 = $I_B$	0 $-I_C$ $I_B$ $-I_C$ 0
2	010 = $I_B$	011 = $-I_A$	0 $I_B$ $-I_A$ $I_B$ 0
3	011 = $-I_A$	001 = $I_C$	0 $-I_A$ $I_C$ $-I_A$ 0
4	001 = $I_C$	101 = $-I_B$	0 $I_C$ $-I_B$ $I_C$ 0
5	101 = $-I_B$	100 = $I_A$	0 $-I_B$ $I_A$ $-I_B$ 0

## 5. 1- vs 2-Stage Matrix Conv



The University of  
Nottingham

Removing the Zero Current Vector from REC Stage = **maintain duty<sub>REC</sub> proportion**

### Rectification stage duty-cycles


$$d_{\gamma}^R = \frac{d_{\gamma}}{d_{\gamma} + d_{\delta}} \quad d_{\delta}^R = \frac{d_{\delta}}{d_{\gamma} + d_{\delta}}$$

$$V_{PN} = d_{\gamma}^R \cdot V_{line-\gamma} + d_{\delta}^R \cdot V_{line-\delta}$$

$$m_U = \sqrt{2} \cdot V_{out} / V_{PN}$$

$$d_{\alpha} = m_U \cdot \sin\left(\frac{\pi}{3} - \theta_{out}^*\right)$$

$$d_{\beta} = m_U \cdot \sin(\theta_{out}^*)$$



### Inversion stages duty-cycles

$$d_0 = d_{\gamma}^R \cdot [1 - (d_{\gamma} + d_{\delta}) \cdot (d_{\alpha} + d_{\beta})]$$

$$d_1 = d_{\gamma} \cdot d_{\alpha}$$

$$d_2 = (d_{\gamma} + d_{\delta}) \cdot d_{\beta}$$

$$d_3 = d_{\delta} \cdot d_{\alpha}$$

$$d_4 = d_{\delta}^R \cdot [1 - (d_{\gamma} + d_{\delta}) \cdot (d_{\alpha} + d_{\beta})]$$


1. Introduction to the Hybrid Concept applied to Power Electronic Converters
2. Voltage Source Inverter Fed from Diode Rectifier via Electronic Inductor
3. Two-stage Voltage Source Inverters
4. Hybrid Cycloconverters
5. Single Stage vs Two Stage Matrix Converters
6. Hybrid Matrix Converter Arrangements
7. Conclusions

## 6. Hybrid Matrix Converters



The University of  
Nottingham

**Hybrid MC&VSI for open winding motors**




😊 **Smaller Capacitor**

😊 **Less semiconductors**

☹ **Open Winding Motors**

**Hybrid MC w/ H-bridge inv on the outputs**



😊 **Increased flexibility**

😊 **Standard Motors**

☹ **Bigger Capacitors**



☹ **More Semiconductors**

## 6. Hybrid Matrix Converters



The University of  
Nottingham

### Mode 1: ZERO Instantaneous Power Injection




## 6. Hybrid Matrix Converters



The University of  
Nottingham


### Mode 2: ZERO Average Power Injection



MC: overmodulation

$V_{MC}$  = non-sinusoidal

$V_{VSI}$  = to cancel distortion



Locus of the  
matrix converter  
output voltage  
(overmodulation)

Outer limit (0.866) of MC output  
voltage (sinus & balanced)


Circle equivalent outer limit of  
the MC output voltage locus  
(overmodulation)

## 6. Hybrid Matrix Converters



The University of  
Nottingham

Transient ( $t=0.1\text{s}$ ) from standard to hybrid operation (**Mode 1**,  $V_{TR}=1$ )




## 6. Hybrid Matrix Converters



The University of  
Nottingham

Operation of the hybrid MC&VSI (**Mode 2**,  $V_{TR}=0.955$ )



### Mode 2:

MC overmodulation range (nonsin/unbal  $V_{MC}$ )

VSI cancel distortion/unbalance caused by MC


Load:  $R_{load} = 19.5 \Omega$ ,  $L_{load} = 56.69 \text{ mH}$ ;  
VSI:  $C_{dc} = 2.2 \text{ mH}$ ,  $V_{dc} = 75\text{V}$ ;  
 $V_{in} = 320 \text{ Vpeak}$ ,  $f_{sw} = 10\text{kHz}$ ;

## 6. Hybrid Matrix Converters



The University of  
Nottingham

### Operation of the hybrid MC&VSI (Mode 2, $V_{TR}=0.955$ )




## 6. Hybrid Matrix Converters




The University of  
Nottingham

### Locus of input and load voltage vectors under **unbalance supply voltages** (Mode 2, $V_{TR}=0.955$ )



Standard MC with passive compensation (explanatory)



Active Compensation of Unbalance  
Proposed hybrid MC&VSI (20% unbalance)



## 6. Hybrid Matrix Converters



The University of  
Nottingham

### Semiconductor Losses

		IGBT	FRD	ON	OFF
Standard MC		69.81	49.55	29.24	12.14
MC&VSI (with ZV in the INV-stage of the MC)	MC	70.84	50.25	29.33	12.65
	VSI	15.25	12.17	1.13	0.5
MC&VSI (no ZV state in the MC)	MC	69.84	49.58	14.12	5.74
	VSI	14.35	12.17	1.01	0.46

1. the standard MC

2. the hybrid MC&VSI with ZV in the inverter stage of the MC


3. the hybrid MC&VSI with modified switching pattern (ZV removed from MC as in slide 7)

		$P_{cond}$ [W]	$P_{switch}$ [W]	$P_{loss}$ [W]	$P_{out}$ [kW]	$P_{loss}$ [%]	$\Sigma$ [%]	$I_{load}$ [A]	$V_{phin}$ [V]	$V_{rms}$ [V]	VTR
Standard MC	MC	119.36	41.38	160.74	4.84	3.32	3.32	14.35	320	339	0.866
MC&VSI (with ZV in the INV of the MC)	MC	121.08	41.98	163.06	5.02	3.25	3.83	14.35	320	355	0.910
	VSI	27.42	1.18	29.06		0.58					
MC&VSI (no ZV in the MC)	MC	119.42	19.86	139.28	5.37	2.59	3.11	14.35	320	373	0.955
	VSI	26.52	1.47	27.99		0.52					

## 6. Hybrid Indirect Matrix Conv.




The University of  
Nottingham





$$V_{PN-INV} = V_{PN-REC} + V_{aux}$$




## Intermediary Link Voltage



- The key for unbalance compensation is increase  $V_{pn}$  average
- Use an auxiliary voltage supply to boost up the average



**Unbalance** { twice a period = deficit of voltage  
twice a period = voltage in excess



Preservation of  
capacitor  
energy

$$\int V_{HB} \cdot I_{DC-INV} = 0$$


$$V_{HB-ref} = V_{PN-REC} - V_{PN-INV} \Rightarrow \text{CONSTANT} (> 0.866)$$

$\Rightarrow$  Customized shape

## 6. Hybrid Indirect Matrix Conv.




The University of  
Nottingham



### Voltage ratings H-bridge



	Constant $V_{pn}$	Modulated $V_{pn}$
Balanced Supply	1-0.91 =9 %	0.95-0.86 =9 %
10 % Unbalance	15 %	20 %



## 6. Hybrid Indirect Matrix Conv.




The University of  
Nottingham



## 6. Hybrid Indirect Matrix Conv.



The University of  
Nottingham



## 6. Hybrid Indirect Matrix Conv.



The University of  
Nottingham

### Two-stage IMC

	IGBT	FRD	ON	OFF	$\Sigma$ [%]
Rectifier	49.1 W	34.8 W	1.2 W	0.6 W	1.77 %
Inverter	59.3 W	6.6 W	24.2 W	10.4 W	2.08 %

### Hybrid IMC constant $V_{pn}$

	IGBT	FRD	ON	OFF	$\Sigma$ [%]
Rectifier	50.4 W	35.7 W	1.2 W	0.6 W	1.76 %
H-bridge	10.7 W	9.1 W	2.2 W	1.1 W	0.46 %
Inverter	59.9 W	6.1 W	22.2 W	9.8 W	1.96 %

### Hybrid IMC modulated $V_{pn}$

	IGBT	FRD	ON	OFF	$\Sigma$ [%]
Rectifier	53.1 W	37.6 W	2.7 W	1.2 W	1.78 %
H-bridge	12.3 W	9.7 W	1.9 W	0.9 W	0.47 %
Inverter	61.3 W	5.3 W	10.7 W	4.9 W	1.56 %

$f_{out} = 40 \text{ Hz}$ ;  $I_{load} = 14.3 \text{ Apk}$ ;  $\cos\phi = 0.8$

## 6. Hybrid Indirect Matrix Conv.



The University of  
Nottingham

### Comparison of the power losses

	$V_{out}$ L-L	$P_{out}$	Total loss	$\eta$	Conduction losses		Switching losses	
	V	W	W	%	W	%	W	%
IMC	337.6	4830	<b>186.1</b>	<b>96.14%</b>	149.7	<b>3.10%</b>	36.3	<b>0.75%</b>
H/V=ct	354.8	5006	<b>209.3</b>	<b>95.82%</b>	172.1	<b>3.44%</b>	37.2	<b>0.74%</b>
Mod V	373.1	5258	<b>201.6</b>	<b>96.17%</b>	179.3	<b>3.41%</b>	<b>22.3</b>	<b>0.42%</b>

### Installed power in semiconductors

Topology	$N_{main}$	$N_{aux}$	$kV_{aux}$	$P_{sw}/kVA_{out}$
Standard MC, IMC/18sw	18	0	0	<b>24.0</b>
HIMC/18sw/const. Vpn	18	4	0.15	<b>23.7</b>
HIMC/18sw/mod Vpn	18	4	0.2	<b>22.8</b>
MC&VSI (mode 2)	18	6	0.2	<b>22.8</b>

Can handle 10 %  
unbalance

$$\frac{P_{sw}}{kVA_{out}} = \frac{(N_{main} + N_{aux} \cdot k_{volt}) \cdot \sqrt{2} \cdot V_{in-L} \cdot \sqrt{2} \cdot I_{out}}{VTR \cdot \sqrt{3} \cdot V_{in-L} \cdot I_{out}} = \frac{2}{\sqrt{3}} \frac{(N_{main} + N_{aux} \cdot k_{volt})}{VTR}$$



## Conclusions



The University of  
Nottingham

- ✓ Hybrid Converters = Main Converter + Auxiliary Converter
- ✓ Main Converter: Processes the bulk power efficiently but with low performance
- ✓ Auxiliary Converter: Low added kVA/\$ but highly versatile
- ✓ Electr. L  $\Rightarrow$  Better input currents, reduced L, ripple free Vdc
- ✓ 2-stage VSI: Moves Losses; Changes loss distribution
- ✓ H-cycloconv: Ctrl.circulating current, better input crt/Vout
- ✓ H-matrix converter: higher Vout/Vin, improved robustness against unbalanced supply, more efficient (same Iout)
- ✓ Added power semiconductors  $\Leftrightarrow$  increase in  $P_{out}$

**Acknowledgement: EPSRC support (Grant EP/C52652X/1 )**